Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - fpga fft

Search list

[DSP program] xfft16_beh_vhdl.ZIP

Description: FFT算法的FPGA设计实现的VHDL代码-FPGA Design and Implementation of FFT of the VHDL code
Platform: | Size: 266240 | Author: Huang | Hits:

[VHDL-FPGA-Verilog] 16FFT

Description: 基于FPGA的16点FFT实现VEILOG-FPGA 16FFT VERILOG
Platform: | Size: 2048 | Author: 任杏 | Hits:

[Program doc] FPGAFFT

Description: 用FPGA实现FFT的算法分析,硬件介绍!-FFT with FPGA realization of the algorithm analysis, hardware introduced!
Platform: | Size: 35840 | Author: 任杏 | Hits:

[Books] FFT

Description: 使用FPGA实现的高速FFT（转载）-HIGH SPEED FFT
Platform: | Size: 237568 | Author: 王念 | Hits:

[VHDL-FPGA-Verilog] FFTVHDl

Description: 基于FPGA的fft实现 摘要：本系统基于Altera Cyclone II 系列FPGA嵌入高性能的嵌入式IP核(Nios)处理器软核，代替传统DSP芯片或高性能单片机，实现了基于FFT的音频信号分析。-FPGA-based realization of the fft Abstract: This system is based on Altera Cyclone II family of embedded high-performance FPGA embedded IP core (Nios) soft-core processor, chip or replace the traditional high-performance single-chip DSP to realize the audio signals based on FFT analysis .
Platform: | Size: 32768 | Author: xiang | Hits:

[VHDL-FPGA-Verilog] 1111111

Description: 16位定点FFT-DSP的FPGA实现-16-bit fixed-point FFT-DSP for FPGA realization
Platform: | Size: 3834880 | Author: hievery11 | Hits:

[VHDL-FPGA-Verilog] 1231234

Description: FFT在fpga下实现-FFT in fpga to achieve! ! ! ! ! ! ! ! ! ! ! ! ! ! ! ! ! ! ! ! ! ! ! ! ! ! ! ! ! !
Platform: | Size: 157696 | Author: hievery11 | Hits:

[VHDL-FPGA-Verilog] FFT_verilog

Description: verilog实现的FFT变换，经硬件测试其功能与Altera的FFT IP核相近-verilog implementation FFT transform, through hardware, test its functionality with Altera' s FFT IP core similar to
Platform: | Size: 618496 | Author: culun | Hits:

[VHDL-FPGA-Verilog] VHDL_FFT1

Description: 基于FPGA设计的FFT模块文件，用VHDL语言编写！！已通过测试，希望对大家有用-FFT designs based on FPGA module file, using VHDL language! ! Has passed the test, hope for all of us! ! !
Platform: | Size: 29696 | Author: 林海 | Hits:

[VHDL-FPGA-Verilog] VHDL_FFT2

Description: 基于FPGA设计的FFT模块文件，用VHDL语言编写！！已通过测试，希望对大家有用-FFT designs based on FPGA module file, using VHDL language! ! Has passed the test, hope for all of us! ! !
Platform: | Size: 13312 | Author: 林海 | Hits:

[VHDL-FPGA-Verilog] ad80518253

Description: fft 单片机+fpga+8051core-fft MCU+ fpga+8051 core
Platform: | Size: 9159680 | Author: 吴绍正 | Hits:

[VHDL-FPGA-Verilog] fftip

Description: Quartus中fft ip core的使用-Quartus in the use of fft ip core
Platform: | Size: 449536 | Author: mikecool | Hits:

[VHDL-FPGA-Verilog] FPGA_FFT

Description: FPGA实现FFT算法,是一种比较好的实现方式-FPGA realization of FFT algorithm, is a better way to achieve
Platform: | Size: 457728 | Author: chengaj | Hits:

[Other Embeded program] 20090903FPGA

Description: 本文论述并设计实现了一个脱机自由手写体数字识别系统。文中首先对待识别数字的预处理进行了介绍，包括二值化、平滑滤波、规范化、细化等图像处理方法；其次，探讨了如何提取数字字符的结构特征和笔划特征，并详细地描述了知识库的构造方法；最后采用了以知识库为基础的模板匹配识别方法,并以MATLAB作为编程工具实现了具有友好的图形用户界面的自由手写体数字识别系统。实验结果表明，本方法具有较高的识别率，并具有较好的抗噪性能。-In this paper, designed and implemented an off-line handwritten numeral recognition system. The paper first pre-treatment identification numbers were introduced, including binarization, smoothing filter, normalization, thinning and other image processing methods secondly, to explore how to extract the number of characters in the structural characteristics and stroke features, and described in detail Knowledge of construction methods finally adopted in order to Knowledge-based template matching recognition method, and to MATLAB as a programming tool to achieve a friendly graphical user interface handwritten numeral recognition system. The experimental results show that this method has higher recognition rate, and has good anti-noise performance.
Platform: | Size: 350208 | Author: zhangying | Hits:

[VHDL-FPGA-Verilog] 1024fft

Description: 使用vhdl实现的1024点的FFT算法-Using vhdl implementation of the 1024-point FFT algorithm
Platform: | Size: 5120 | Author: 谭利民 | Hits:

[Applications] aka

Description: 2048点FFT的FPGA实现，同时支持更高的点数计算-2048-point FFT in FPGA implementation, while supporting a higher number of points calculated
Platform: | Size: 11264 | Author: 孙伯元 | Hits:

[Program doc] d

Description: IP核应用，详细的介绍了关于FPGA中IP核的应用-IP core application, a detailed presentation on the application of FPGA in the IP core ,,,,,,
Platform: | Size: 705536 | Author: 洪依 | Hits:

[Software Engineering] TheResearchoftherealtimesignalprocessingofSARbased

Description: 3．完成系统的FPGA程序开发与调试，主要包括FFT，IFFT，CMUL和转置 存储控制等模块，在此基础上，重点介绍了一种基于DDR SDRAM的行写行读高 效转置存储算法，在采用该算法进行转置存储操作时，读写两端的速度相匹配， 满足流水线操作要求，提高了整个系统的实时性。最后介绍了采用CORDIC算法 实现复图像求模运算的方法，分析了算法的硬件实现结构，并给出了基于FPGA 的实现方法及仿真结果。-he FPGA s development and debugging are implemented,including FFT, IFFT, CMUL and C0ntrol of CTM．Based Oll this，Implementation of a high efficient corner turn memory arithmetic with writing and reading by row based on DDR SDRAM is introduced．When using CTM with this algorithm，me speed of reading and writing maItches and meets the requirement of pipelined operation．Finally a method of model implementation for complex image based on CORDIC algorithm is introduced．The algorithm’s hardware implementation structure is analysed, and implementation methodology and simulation results are given
Platform: | Size: 5155840 | Author: mabeibei | Hits:

[VHDL-FPGA-Verilog] 122222222FFT

Description: 基于FPGA的FFT编码器和译码器的实现源代码-the decoder and encoder based on FPGA
Platform: | Size: 2048 | Author: ganzhhua | Hits:

[VHDL-FPGA-Verilog] FFT_128_floating_point

Description: 基于Altera FPGA 的FFT128浮点运算模块(veriolg HDL+C51) (开发环境：KeilC51+Quartus7.2）-The module of 128 floating-point FFT based on Altera FPGA(veriolg HDL+C51) （Development environment：KeilC51+Quartus7.2）
Platform: | Size: 8317952 | Author: ch | Hits:
« 1 2 3 4 5 6 7 89 10 11 12 13 ... 18 »

CodeBus www.codebus.net